library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity dram1mb is
  port (
    address : in integer range 0 to 2**8-1;
    rw : std_logic;
    data : out std_logic_vector (15 downto 0)
  );
end entity dram1mb;