m255
K3
13
cModel Technology
dC:\altera\13.0
Ecounter
Z0 w1415554355
Z1 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\user\Dropbox\design_recipes_for_FPGAs_Verilog_Edition\counters\vhdl
Z5 8C:/Users/user/Dropbox/design_recipes_for_FPGAs_Verilog_Edition/counters/vhdl/counter_simple.vhd
Z6 FC:/Users/user/Dropbox/design_recipes_for_FPGAs_Verilog_Edition/counters/vhdl/counter_simple.vhd
l0
L5
VS0aAO=5EoX9R9JX323<SG3
Z7 OV;C;10.1d;51
32
Z8 !s108 1415554359.200000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/user/Dropbox/design_recipes_for_FPGAs_Verilog_Edition/counters/vhdl/counter_simple.vhd|
Z10 !s107 C:/Users/user/Dropbox/design_recipes_for_FPGAs_Verilog_Edition/counters/vhdl/counter_simple.vhd|
Z11 o-work work -2002 -explicit -O0
Z12 tExplicit 1
!s100 ;ojnJ:iHIoKU;8U;VmkZm3
!i10b 1
Asimple
R1
R2
R3
Z13 DEx4 work 7 counter 0 22 S0aAO=5EoX9R9JX323<SG3
l17
L16
VVakADJ;ZV;A]lKAjMTSJ_1
R7
32
R8
R9
R10
R11
R12
!s100 >>V05gRzIZonG:AMIB4>h3
!i10b 1
Ecountertest
Z14 w1408725732
R1
R2
R3
R4
Z15 8C:/Users/user/Dropbox/design_recipes_for_FPGAs_Verilog_Edition/counters/vhdl/counter_simple_tb.vhd
Z16 FC:/Users/user/Dropbox/design_recipes_for_FPGAs_Verilog_Edition/counters/vhdl/counter_simple_tb.vhd
l0
L5
V<z]Sc>iJ_]SEYRT_HcPFB1
!s100 lf4cfMzc3;@O]<E:LTb[[2
R7
32
!i10b 1
Z17 !s108 1415554365.455000
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/user/Dropbox/design_recipes_for_FPGAs_Verilog_Edition/counters/vhdl/counter_simple_tb.vhd|
Z19 !s107 C:/Users/user/Dropbox/design_recipes_for_FPGAs_Verilog_Edition/counters/vhdl/counter_simple_tb.vhd|
R11
R12
Astimulus
R13
R1
R2
R3
DEx4 work 11 countertest 0 22 <z]Sc>iJ_]SEYRT_HcPFB1
l22
L8
V2Vem_5GF1oidn54k@345:0
!s100 =K?8QnX8n`4J_?gO25N6`2
R7
32
!i10b 1
R17
R18
R19
R11
R12
