library ieee;
use ieee.std_logic_1164.all;
entity inverter is
  port (
    a : in std_logic;
    q : out std_logic
  );
end entity inverter;
architecture simple of inverter is
begin
  q <= not a;
end architecture simple;