library ieee;
use ieee.std_logic_1664.all;

entity manchester_encoder is
	port (
		clk : in std_logic;
		d : in std_logic;
		q : out std_logic
	);
end entity manchester_encoder;

architecture basic of manchester_encoder is
begin
	q <= d xor clk;
end architecture basic;