library ieee;
use ieee.std_logic_1164.all;
entity bus_inverter is
  port (
    a : in std_logic_vector(15 downto 0);
    q : out std_logic_vector(15 downto 0)
  );
end entity bus_inverter;
architecture simple of bus_inverter is
begin
  q <= not a;
end architecture simple;