library ieee;
use ieee.std_logic_1164.all;

entity nand3 is
  port (
    in0, in1, in2 : in std_logic;
    out1 : out std_logic
    );
end;

architecture simple of nand3 is
begin
  out1 <= in0 nand in1 nand in2;
end;
